EL978317997US

System and Method for Dynamically Adjusting Read Ahead Values Based Upon Memory Usage

BACKGROUND OF THE INVENTION

1. Technical Field

5   The present invention relates in general to a system and method for adjusting operating system read ahead values based on memory usage. More particularly, the present invention relates to a system and method for monitoring virtual memory conditions and adjusting read ahead values
10   associated with reading sequentially accessed files.

2. Description of the Related Art

Virtual memory is important in many modern, complex operating systems. Virtual memory is an imaginary memory area supported by some operating systems (for example,
15   IBM's AIX™ operating system) in conjunction with the hardware. Virtual memory provides an alternate set of memory addresses. Programs use these virtual addresses rather than real addresses to store instructions and data. When the program is actually executed, the virtual
20   addresses are converted into real memory addresses.

The purpose of virtual memory is to enlarge the address space, the set of addresses a program can utilize. For example, virtual memory might contain twice as many addresses as main memory. A program using all of virtual
25   memory, therefore, would not be able to fit in main memory all at once. Nevertheless, the computer could execute such a program by copying into main memory those portions of the program needed at any given point during execution.

To facilitate copying virtual memory into real memory, the operating system divides virtual memory into pages, each of which contains a fixed number of addresses. Each page is stored on a disk until it is needed. When the page

5   is needed, the operating system copies it from disk to main memory, translating the virtual addresses into real addresses.

In AIX™, virtual memory segments are partitioned into 4K (4096) byte units called pages and real memory is

10   divided into 4K-byte page frames.   The VMM manages the allocation of page frames as well as resolving references to virtual-memory pages that are not currently in RAM (stored in paging space) or do not yet exist.   To accomplish these tasks, the VMM maintains a "*free list*" of

15   available page frames and uses a page-replacement algorithm to determine which virtual-memory pages that are currently in RAM will have their page frames reassigned to the free list (i.e., swapped out).   The page-replacement algorithm used by AIX's VMM takes into account the pages that are

20   "persistent" verses those that are "working segments."   As the name implies, persistent memory segments have permanent storage locations on disk.   Data files or executable programs are typically mapped to persistent segments.   On the other hand, working segments are transitory and exist

25   only during their use by a program.   Working segments have no permanent disk storage location.   When working segments are paged out, they are written to disk paging space.   When a program exits, all of the program's working pages are immediately placed back on the free list.   Because working

30   pages must be written back to disk before re-using its page

frames, it is usually preferable to swap out persistent
memory segments before swapping working memory segments.

Modern operating systems, such as IBM's AIX™ operating
system, often use a Virtual Memory Manager (VMM) to manage
5   the virtual memory in order to service memory requests from
the operating system as well as memory requests received
from applications.   Many VMMs try to anticipate when a
program is sequentially reading a file from disk in order
to pre-fetch pages so that subsequent pages will already be
10 loaded into memory before being requested by the program.
This anticipation performed by the VMM is often referred to
as "Sequential-Access Read Ahead."

In AIX™, the VMM tries to anticipate the future need
for pages of a sequential file by detecting the pattern in
15 which a program is accessing the file.   When the program
access two successive pages of a file, the VMM assumes that
the program will continue to access the file sequentially.
Consequently, the VMM schedules additional sequential reads
of the file so that the file data is available to the
20 program sooner than if the VMM waited to initiate the file
I/O until the program requested the next page from the
file.

In AIX™, Sequential-Access Read Ahead can be turned
on/off as well as tuned using two VMM thresholds.   First,
25 minpgahead is set to the number of pages that are read
ahead when the VMM *first* detects access of a sequential
file.   The second tuning threshold, maxpgahead, is set to
the maximum number of pages the VMM will read ahead in a
sequential file.   When a sequential file is first detected,
30 minpgahead pages are read.   When subsequent requests are

made for additional pages of the sequentially accessed file, the number of pages that are pre-fetched is increased until maxpgahead pages are pre-fetched.

Figure 1 is a diagram showing a prior art implementation of Sequential-Access Read Ahead. VMM Sequential-Access Read Ahead processing commences at **100** whereupon, at step **120**, a first access of file **110** causes the first page (page 0) of file **100** to be read. At this point the VMM makes no assumption about random or sequential file access. At step **130**, the program accesses the first byte of the next page (page 1), with no intervening accesses to other pages of the file. At this point, VMM concludes that the program is accessing sequentially. It schedules a number of extra pages (e.g., two extra pages) corresponding to the current minpgahead value. In this example, two additional pages (pages 2 and 3) are read. Thus, in this example a total of **3** pages are read as a result of the program's second read request.

At step **140**, the program accesses the first byte of the first page that has been read ahead (page 2), the VMM doubles the page-ahead value to 4 and schedules pages 4 through **7** to be read from file **110**.

At step **150**, the program accesses the first byte of the first page that has been read ahead (page 4), the VMM again doubles the page-ahead value to 8 and schedules pages 8 through 15 to be read. This doubling continues until the amount of data being read reaches maxpgahead or until the end of the file is reached.

At step **160**, maxpgahead has been reached and the VMM continues reading maxpgahead pages when the program accesses the first byte of the previous group of read-ahead pages until the file ends.

5   As can be seen by the diagram shown in **Figure 1**, having a high maxpgahead value improves efficiency and speed of programs performing large amounts of sequential-access reads. A challenge, however, of pre-fetching large numbers of sequentially-accessed pages is that memory can
10   sometimes become constrained. When memory becomes constrained, the VMM determines which virtual-memory pages that are currently in RAM will have their page frames reassigned to the free list. In the case of persistent memory segments, identified pages can be reassigned
15   quickly. However, if working memory segments need to be reassigned, the working memory segment data must first be written to disk paging space.

What is needed, therefore, is a system and method for identifying memory constraint conditions and dynamically
20   adjusting the VMM's Sequential-Access Read Ahead threshold values accordingly. Furthermore, what is needed is a system and method that automatically turns off the VMM's Sequential-Access Read Ahead when memory is highly constrained and turns the Sequential-Access Read Ahead in a
25   manner that reduces the number of times the Sequential-Access Read Ahead is toggled between on and off states.

SUMMARY

It has been discovered that the aforementioned challenges are resolved by dynamically altering VMM Sequential-Access Read Ahead settings based upon current
5 system memory conditions.   In one embodiment, normal VMM operations are performed using the Sequential-Access Read Ahead values set by the user.   When low free space is detected in the system's free list, the system either turns off Sequential-Access Read Ahead operations or decreases
10 the maximum page ahead (maxpgahead) value based upon whether the amount of free space is simply low or has reached a critically low level (Sequential-Access Read Ahead turned off when memory critically low and maxpgahead decreased when memory low but not critically low).   The
15 altered VMM Sequential-Access Read Ahead state remains in effect until enough free space is available so that normal VMM Sequential-Access Read Ahead operations can be performed (at which point the altered Sequential-Access Read Ahead values are reset to their original levels).

20 In another embodiment, Sequential-Access Read Ahead values are dynamically set based upon a threshold value using an algorithm that decreases and increases the maxpgahead value.   In addition, sudden extreme drops in available pages result in Sequential-Access Read Ahead
25 being turned off.   The current maxpgahead setting (CurPgAhead) is calculated by an algorithm that takes account of the difference between the minimum free pages (minfree) setting and the space available in the free list as well as the difference between minfree and the low free
30 list threshold set by the operator.   In this manner, the

operator can adjust the minfree and threshold settings based upon the operations being performed on the computer system.

In one embodiment, when Sequential-Access Read Ahead
5   is turned off, it is not turned back on until the amount of free space rises above the maxpgahead that was in effect when the sudden drop was detected. In this manner, Sequential-Access Read Ahead is less likely to oscillate between ON and OFF states which may hinder system
10   performance.

The foregoing is a summary and thus contains, by necessity, simplifications, generalizations, and omissions of detail; consequently, those skilled in the art will appreciate that the summary is illustrative only and is not
15   intended to be in any way limiting. Other aspects, inventive features, and advantages of the present invention, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth below.

20

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings. The use of the same reference symbols in different drawings indicates similar or identical items.

Figure 1 is a diagram showing a prior-art implementation of a VMM Sequential-Access Read Ahead function;

Figure 2 is a flowchart showing one implementation of altering VMM Sequential-Access Read Ahead threshold values;

Figure 3 is a flowchart showing a second implementation of dynamically altering VMM Sequential-Access Read Ahead threshold values;

Figure 4 is a diagram showing a table of sample Sequential-Access Read Ahead thresholds being dynamically altered using the logic shown in Figure 3; and

Figure 5 is a block diagram of an information handling system capable of implementing the present invention.

DETAILED DESCRIPTION

The following is intended to provide a detailed description of an example of the invention and should not be taken to be limiting of the invention itself. Rather,
5 any number of variations may fall within the scope of the invention which is defined in the claims following the description.

Figure 1 is a diagram showing a prior-art implementation of a VMM Sequential-Access Read Ahead
10 function. Details regarding **Figure 1** are provided in the Background section, above.

Figure 2 is a flowchart showing one implementation of altering VMM Sequential-Access Read Ahead threshold values. Processing commences at **200** whereupon, at step **210,** the
15 minimum and maximum page ahead values (minpgahead and maxpgahead) are set. The minpgahead setting determines the minimum number of pages retrieved by the VMM's Sequential-Access Read Ahead process. Conversely, the maxpgahead setting determines the maximum number of pages retrieved by
20 the VMM's Sequential-Access Read Ahead process. As was described in the Background section, the VMM's Sequential-Access Read Ahead uses the minpgahead and maxpgahead settings to pre-fetch pages of a file that is being sequentially accessed.

25 At step **220,** "normal" VMM Sequential-Access Read Ahead operations are performed while monitoring the amount of free page space (number of pages noted as available in freelist **290**). A more detailed description of normal VMM Sequential-Access Read Ahead operations is provided in the

Background section, above. The amount of free memory space (free pages) available in the system's memory is monitored by the system to ensure that there is enough free space to satisfy memory requests. A determination is made as to

5 whether enough free space is available (decision **225**). If enough free space is available, decision **225** branches to "yes" branch **226** and normal VMM Sequential-Access Read Ahead operations continue. However, if free space is constrained, decision **225** branches to "no" branch **228** in

10 order to address the low free space condition.

A determination is made as to whether the low free space condition has reached a critically low level (decision **230**). If the amount of free space is at a critically low level, decision **230** branches to "yes" **235**

15 whereupon, at step **240**, the VMM's Sequential-Access Read Ahead is turned OFF. On the other hand, if the amount of free space is low, but not critically low, then decision **230** branches to "no" branch **245** whereupon, at step **250**, the maximum number of pages retrieved by the VMM's Sequential-

20 Access Read Ahead process (maxpgahead) is decreased. In one embodiment, maxpgahead is decreased by an amount that is based upon the amount of free space. In other words, when more free space is available then maxpgahead is reduced by a smaller amount than when less free space is

25 available.

At step **250**, VMM operations continue using the altered settings provided in steps **240** or **250**. If Sequential-Access Read Ahead was turned OFF, then VMM continues operation without performing Sequential-Access Read Ahead

30 operations. On the other hand, if maxpgahead was decreased, then the VMM's Sequential-Access Read Ahead

operation continues to provide read-ahead services but using a smaller maximum number of read-ahead pages. In this manner, either no pages or fewer pages are used for Sequential-Access Read Ahead services. Periodically, the

5   amount of free memory space available in the system's memory is retrieved and a determination is made as to whether enough free space is available (decision **270**). If memory is still constrained, decision **270** branches to "no" branch **275** whereupon processing loops back to determine

10   whether memory is critically low and sets Sequential-Access Read Ahead settings accordingly. On the other hand, if there is enough free space (i.e., memory is no longer constrained), decision **270** branches to "yes" branch **280** whereupon, at step **285**, the VMM's Sequential-Access Read

15   Ahead is turned ON (if it had been turned off) and the Sequential-Access Read Ahead's maxpgahead value is reset to its original value. Processing continues to dynamically adjust the VMM's Sequential-Access Read Ahead settings based upon the amount of memory currently available in the

20   system.

       Figure 3 is a flowchart showing a second implementation of dynamically altering VMM Sequential-Access Read Ahead threshold values. Processing commences at **300** whereupon, at step **310,** the amount of free page frames is retrieved

25   from freelist **315**. In this embodiment, the VMM's current maximum Sequential-Access Read Ahead value is noted as "CurPgAhead" (Current Maximum Page Ahead) so that the Maximum Page Ahead (maxpgahead) value set by the user/operator is not changed. When initialized, CurPgAhead

30   is set equal to maxpgahead.

A determination is made as to whether the number of free pages currently available in the free list is less than or equal to the current maximum pages (CurPgAhead) value(decision **320**). If the current number of free pages

5 is less than or equal to the current maximum read-ahead pages, then decision **320** branches to "yes" branch **325** whereupon, at step **330**, the VMM's Sequential-Access Read Ahead is turned OFF in order to address the critical memory constraint. On the other hand, if the current number of

10 free pages is greater than the current maximum read-ahead pages, then decision **320** branches to "no" branch **335** whereupon, at step **340** the VMM's Sequential-Access Read Ahead operation is turned ON. Note that the VMM's Sequential-Access Read Ahead process can either be OFF or

15 ON before entering decision **320** based upon the memory conditions present during the previous memory analysis.

When the VMM's Sequential-Access Read Ahead operation is ON, a determination is made as to whether a low memory condition exists (decision **350**). Decision **350** is based

20 upon whether the current number of free pages is less than the VMM's minimum desired free space (minfree) setting. If memory is constrained (i.e., current free space < minimum desired free space), then decision **350** branches to "yes" **355** to address the low memory condition. On the other

25 hand, if memory is not constrained, decision **350** branches to "no" branch **362** whereupon, at step **370**, the current maximum page-ahead value (CurPgAhead) is set to be equal to the maxpgahead value set by the user/operator.

Returning to decision **350**, if memory is constrained

30 and decision **350** branches to "yes" branch **355**, then another determination is made as to whether the threshold set by

the user has been set to zero (i.e., disabling dynamic altering of the maxpgahead value). If dynamic altering of maxpgahead has been disabled, decision **360** branches to "no" **366** whereupon, at step **370**, the current maximum page-ahead
5   value (CurPgAhead) is set to be equal to the maxpgahead value set by the user/operator. On the other hand, if dynamic altering of Sequential-Access Read Ahead values has been enabled, then decision **360** branches to "yes" **375** to dynamically alter the maximum read-ahead value based upon
10 the current memory conditions.

Dynamic alteration of the maximum read-ahead value begins at step **380** where a shift pages (ShiftPg) value is calculated by the equation:

$$\text{ShiftPg} = \text{integer}\left(\frac{(minfree - freelist)}{(minfree - threshold)}\right)$$

15   where minfree is the minimum desired number of free pages, freelist is the current number of free pages, and threshold is the low memory threshold at which dynamic alteration of the maximum Sequential-Access Read Ahead value begins. At step **390**, the current maximum page ahead
20 (CurPgAhead) is set to be equal to the maxpgahead shifted by the number of bits resulting from the ShiftPg algorithm described above. In this embodiment, maxpgahead remains constant and CurPgAhead is the dynamic maximum page ahead value that is used by the VMM's Sequential-Access Read
25 Ahead process (e.g., the Sequential-Access Read Ahead operation shown in **Figure 1** would use the CurPgAhead setting to determine the maximum number of pages to pre-fetch rather than the maxpgahead value). **Figure 4,** described in detail below, shows a table detailing the

current effective maximum page ahead value (CurPgAhead)
based upon a threshold value, a minimum desired free space
value (MinFree), and a maximum page ahead (maxpgahead)
value.

5   At step **395**, the VMM's Sequential-Access Read Ahead
process is performed using the current maximum page ahead
(CurPgAhead) setting and read ahead values set in the
preceding steps. Periodically (i.e., on a time-based
interval), processing loops back to retrieve the current
10   freelist and re-adjust the CurPgAhead setting and other
Sequential-Access Read Ahead settings as needed.

        Figure 4 is a diagram showing a table of sample
Sequential-Access Read Ahead thresholds being dynamically
altered using the logic shown in **Figure 3**. In the example
15   shown in **Figure 4,** the minimum desired free space (minfree)
has been set to 100 pages, the threshold has been set to 90
(i.e., 90% of minfree), and the maximum Sequential-Access
Read Ahead value (maxpgahead) has been set to 64.

        Table **450** has been completed using the algorithm set
20   forth in **Figure 3,** with minfree, threshold, and maxpgahead
remaining constant at 100, 90, and 64, respectively:

$$ShiftPg \ = \ integer\left(\frac{(minfree - freelist)}{(minfree - threshold)}\right)$$

        When the number of free pages is above 90, the
resulting ShiftPg value is 0. Applying the shift value (0)
25   to maxpgahead (64) results in CurPgAhead being the same as
maxpgahead (64). When the number of free pages is less
than or equal to 90 but greater than 80, the resulting

ShiftPg value is 1. Shifting maxpgahead (64) right one place results in CurPgAhead being 32.

When the number of free pages is less than or equal to 80 but greater than 70, the resulting ShiftPg value is **2**. Shifting maxpgahead (64) right two places results in CurPgAhead being 16. When the number of free pages is less than or equal to 70 but greater than 60, the resulting ShiftPg value is 3. Shifting maxpgahead (64) right three places results in CurPgAhead being 8. When the number of free pages is less than or equal to 60 but greater than 50, the resulting ShiftPg value is 4. Shifting maxpgahead (64) right four places results in CurPgAhead being 4.

When the number of free pages is less than or equal to 50 but greater than 40, the resulting ShiftPg value is 5. Shifting maxpgahead (64) right five places results in CurPgAhead being 2. Finally, when the number of free pages is less than or equal to 40, the resulting ShiftPg value is 6. Shifting maxpgahead (64) right six places results in CurPgAhead being one (i.e., turned off)

Figure 5 illustrates information handling system **501** which is a simplified example of a computer system capable of performing the computing operations described herein. Computer system **501** includes processor **500** which is coupled to host bus **502**. A level two (L2) cache memory **504** is also coupled to host bus **502**. Host-to-PCI bridge **506** is coupled to main memory **508**, includes cache memory and main memory control functions, and provides bus control to handle transfers among PCI bus **510**, processor **500**, L2 cache **504**, main memory **508**, and host bus **502**. Main memory **508** is coupled to Host-to-PCI bridge **506** as well as host bus **502**.

Devices used solely by host processor(s) **500**, such as LAN card **530**, are coupled to PCI bus **510**. Service Processor Interface and ISA Access Pass-through **512** provides an interface between PCI bus **510** and PCI bus **514**. In this
5   manner, PCI bus **514** is insulated from PCI bus **510**. Devices, such as flash memory **518**, are coupled to PCI bus **514**. In one implementation, flash memory **518** includes BIOS code that incorporates the necessary processor executable code for a variety of low-level system functions and system
10   boot functions.

PCI bus **514** provides an interface for a variety of devices that are shared by host processor(s) **500** and Service Processor **516** including, for example, flash memory **518**. PCI-to-ISA bridge **535** provides bus control to handle
15   transfers between PCI bus **514** and ISA bus **540**, universal serial bus (USB) functionality **545**, power management functionality **555**, and can include other functional elements not shown, such as a real-time clock (RTC), DMA control, interrupt support, and system management bus
20   support. Nonvolatile RAM **520** is attached to ISA Bus **540**. Service Processor **516** includes JTAG and I2C busses **522** for communication with processor(s) **500** during initialization steps. JTAG/I2C busses **522** are also coupled to L2 cache **504**, Host-to-PCI bridge **506**, and main memory **508** providing
25   a communications path between the processor, the Service Processor, the L2 cache, the Host-to-PCI bridge, and the main memory. Service Processor **516** also has access to system power resources for powering down information handling device **501**.
30   Peripheral devices and input/output (I/O) devices can be attached to various interfaces (e.g., parallel interface **562**, serial interface **564**, keyboard interface **568**, and

mouse interface **570** coupled to ISA bus **540**. Alternatively, many I/O devices can be accommodated by a super I/O controller (not shown) attached to ISA bus **540**.

In order to attach computer system **501** to another
5   computer system to copy files over a network, LAN card **530** is coupled to PCI bus **510**. Similarly, to connect computer system **501** to an ISP to connect to the Internet using a telephone line connection, modem **575** is connected to serial port **564** and PCI-to-ISA Bridge **535**.

10   While the computer system described in **Figure 5** is capable of executing the processes described herein, this computer system is simply one example of a computer system. Those skilled in the art will appreciate that many other computer system designs are capable of performing the
15   processes described herein.

One of the preferred implementations of the invention is an application, namely, a set of instructions (program code) in a code module which may, for example, be resident in the random access memory of the computer. Until
20   required by the computer, the set of instructions may be stored in another computer memory, for example, on a hard disk drive, or in removable storage such as an optical disk (for eventual use in a CD ROM) or floppy disk (for eventual use in a floppy disk drive), or downloaded via the Internet
25   or other computer network. Thus, the present invention may be implemented as a computer program product for use in a computer. In addition, although the various methods described are conveniently implemented in a general purpose computer selectively activated or reconfigured by software,
30   one of ordinary skill in the art would also recognize that

such methods may be carried out in hardware, in firmware, or in more specialized apparatus constructed to perform the required method steps.

While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that, based upon the teachings herein, changes and modifications may be made without departing from this invention and its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications as are within the true spirit and scope of this invention. Furthermore, it is to be understood that the invention is solely defined by the appended claims. It will be understood by those with skill in the art that if a specific number of an introduced claim element is intended, such intent will be explicitly recited in the claim, and in the absence of such recitation no such limitation is present. For a non-limiting example, as an aid to understanding, the following appended claims contain usage of the introductory phrases "at least one" and "one or more" to introduce claim elements. However, the use of such phrases should not be construed to imply that the introduction of a claim element by the indefinite articles "a" or "an" limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases "one or more" or "at least one" and indefinite articles such as "a" or "an"; the same holds true for the use in the claims of definite articles.